PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2000-261314

(43) Date of publication of application: 22.09.2000

(51)Int.CI.

H03L 7/08

(21)Application number: 11-065605

(71)Applicant: NEC IC MICROCOMPUT SYST

LTD

(22)Date of filing:

11.03.1999


(72)Inventor: SHIMOKAWA HIROKI

(54) PLL CIRCUIT USING CLOCK DITHERING CIRCUIT

(57)Abstract:

PROBLEM TO BE SOLVED: To provide a PLL circuit which uses a clock dithering circuit whose configuration is simple without being limited by the frequency division ratio of a feedback frequency divider.

SOLUTION: A clock dithering circuit 1 consisting of a storing means 2 and a charge pump circuit 5 is provided paralle by with a charge pump circuit 12. The means 2 stores phase difference signals UP and DN outputted by a phase comparator circuit 11 and generates a control signal PD whose level is inverted in accordance with the change of phase delay or advance. The circuit 5 generates a charge pump signal PC2 on the basis of the signal PD, supplies it to a low pass filter 13 and generates fluctuation of a constant period in an output frequency.



LEGAL STATUS

[Date of request for examination]

11.03.1999

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number] 3001575 [Date of registration] 12.11.1999

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2000 Japan Patent Office